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 Two-dimensional (2D) semiconductors are widely recognized as attractive channel 
materials for low-power electronics. However, an unresolved challenge is the integration 
of high-quality, ultrathin high-κ dielectrics that fully meet the roadmap requirements for 
low-power applications. With a dangling-bond free surface, the deposition of dielectrics 
by atomic layer deposition (ALD) on 2D materials is usually characterized with non-
uniform nucleation and island formation, producing a highly porous dielectric layer with 
serious leakage particularly at the small equivalent oxide thickness (EOT) limit. Here, we 
report the robust ALD of highly uniform high-κ dielectric on 2D semiconductors by using 
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~0.3 nm-thick exclusively monolayer molecular crystal as seeding layer. Ultrathin 
dielectrics down to 1 nm EOT is realized on graphene, MoS2 and WSe2, with considerably 
reduced roughness, density of interface states, leakage current and improved breakdown 
field compared to prior methods. Taking advantage of the reduced EOT, we demonstrate 
graphene RF transistors operating at 60 GHz, as well as MoS2 and WSe2 complementary 
metal-oxide-semiconductor (CMOS) transistors with Vdd =0.8 V and ideal subthreshold 
swing (SS) of 60 mV/dec, 20 nm-channel-length MoS2 transistors with on/off ratio over 
107. These studies highlight that our dielectric integration method is generally applicable 
for different 2D materials, and compatible with top-down fabrication process on large-
area chemical vapor deposited films.  
 
The ever-growing demand for portable electronics requires continuous development of 
energy-efficient logic devices. In Si CMOS technology, scaling under constrained thermal 
budget is made possible by the continuous reduction of EOT and the supply voltage (Vdd) on 
single transistor level1. Currently in the most advanced Si metal-oxide-semiconductor field-
effect transistors (MOSFETs) (e.g. Intel 14 nm FinFET structure), the physical thickness of 
HfO2 is 2.6 nm, corresponding to 0.9 nm EOT2. In addition, the gate leakage and interface state 
density (Dit) required for low-standby-power CMOS3 is 1.5×10-2 A/cm2 and ~1010 cm-2eV-1. 
These numbers serve as important benchmarks for any emerging technologies.  
To further mitigate SCE in ultra-scaled MOSFET, an alternative route is to reduce the 
channel thickness, as the characteristic length to avoid SCE scales with √
𝜀𝑐ℎ
𝑁𝜀𝑜𝑥
𝑡𝑐ℎ𝑡𝑜𝑥. Here, 
𝑡𝑐ℎ (𝜀𝑐ℎ) and 𝑡𝑜𝑥 (𝜀𝑜𝑥) are thickness (dielectric constant) of channel and gate oxide, 𝑁 is the 
number of gate4. Therefore, 2D semiconductors, in particular large bandgap transition-metal 
dichalcogenides (TMDs), have been extensively studied as promising channel materials for 
low-power electronics4-7. However, to integrate high-κ gate dielectric on 2D materials, with 
sub-1 nm EOT and equivalent leakage current and interface quality as Si CMOS, represents a 
standing challenge, largely due to difficulties in uniformly nucleates on the intrinsically 
dangling-bond-free surface of most 2D materials. The ALD deposition on 2D materials was 
usually achieved through chance nucleation at defects, edges and impurities to produce highly 
porous thin films4-7. Over the past decade, many interfacial activation layers/processes have 
been developed for uniform deposition of high-κ oxides on 2D materials8, such as oxidized 
metal layer9, organic molecules10-13, BN14, ozone15, mild plasma treatment16, and electron beam 
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irradiation17. However, all these methods have their own drawbacks. For examples, the widely 
used metal oxidation process suffer from inherent roughness of evaporated metal films as well 
as damages by high-energy metal ions18. Ozone/plasma/electron irradiation processes also 
involve high-energy and reactive species which can introduce defects and interface states. For 
molecular layers, it is still difficult to achieve defect-free and precise thickness control over the 
entire device area19. Although exfoliated BN has been proven as an ideal dielectric for 2D 
materials20, the leakage current is much higher than the requirement by International 
Technology Roadmap for Semiconductors (ITRS) due to its low dielectric constant20, and the 
aligned transfer process is unscalable. So far, the smallest EOT reported on graphene and TMDs 
is 1.3 nm and 2.5 nm, respectively17, 21. The trade-off between EOT, interface quality and 
scalability has not been resolved. A transfer gate process has also been explored for integrating 
high quality gate dielectrics on 2D materials, although it usually involve unusual soft-
lithography process and is not readily compatible with current semiconductor manufacturing22-
24.  
For low-power logic applications, the requirements of the interfacial buffer layer on 2D 
materials are extremely stringent. First, the thickness has to approach single atomic layer 
because any additional thickness would reduce the gate capacitance and make ~1 nm EOT 
almost impossible. Second, it has to be closely packed on nanometer scale and uniform on 
micrometer scale to avoid pinholes in the gate dielectric. Third, the interaction should be non-
covalent to preserve the intrinsic properties of 2D materials and interfaces, preferably to the 
level of BN/2D. Finally, the process needs to be robust and scalable to large-area chemical 
vapor deposition (CVD) films. In this work, we develop a technique to integrate ultrathin high-
κ dielectric on graphene, BN and TMDs that satisfies the above requirements simultaneously. 
We use 3,4,9,10-perylene-tetracarboxylic dianhydride (PTCDA) molecular crystal non-
covalently bound to 2D materials as the seeding layer for ALD. The thickness can be controlled 
precisely to monolayer (ML, ~0.3 nm) using self-limited epitaxy25, which is a major 
advancement over prior works12, 19. We achieve record-low EOT=1 nm (tox=1.45 nm) on 
graphene and MoS2 without sacrificing the dielectric properties. Notably, the PTCDA/HfO2 
gate dielectric show low leakage current J < 10-2 A/cm2 and high breakdown field Ebd=16.5 
MV/cm at 1 nm EOT, which are considerably better than other approaches on 2D materials and 
meet the ITRS requirement for low-power devices. We also achieve the lowest Dit among top-
gate MoS2 FETs by ALD. Owing to the low EOT and Dit, we are able to reduce the Vdd of TMD 
CMOS to the state-of-the-art Si CMOS, with on/off >106 and nearly ideal switching behavior. 
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We further demonstrate 20 nm-short-channel MoS2 transistors with on/off >107 and SS=73 
mV/dec. Finally, we grow ML PTCDA/HfO2 on large-area CVD MoS2 films and fabricate top-
down transistor arrays with excellent yield and reproducibility. Our technology truly enables 
the potential of 2D materials for low-power logic applications.  
Deposition of high-κ dielectrics on 2D materials using ML PTCDA as seeding layer 
 Fig. 1a illustrates the HfO2/ML PTCDA/2D material hybrid structure studied in this work. 
PTCDA is well known to have a layered crystal structure, with 0.3 nm interlayer distance 
corresponding to the 𝜋 -𝜋  stack direction (Supplementary Fig. S1). When grown on 2D 
surfaces like graphene, it self-assembles into a herringbone lattice stabilized by hydrogen 
bonding26. To obtain ultrathin EOT, controllable growth of exclusively ML PTCDA seeding 
layer is crucial. We carried out self-limited van der Waals epitaxial growth in a tube furnace 
described by our previous work25. The ML PTCDA film was highly crystalline and uniform as 
confirmed by atomic force microscopy (AFM) (Fig. 1c, Supplementary Fig. S1), cross-
polarized optical microscopy (Supplementary Fig. S2) and scanning tunneling microscopy 
(STM) (Fig. 1a inset). High-resolution STM clearly revealed herringbone packing, consistent 
with previous experiments26 and theoretical calculations27. The self-limited growth could be 
understood by the thickness-dependent binding energy calculated by molecular dynamics 
simulations (Fig. 1b). For graphene and BN, the binding energy on substrate is higher than that 
on additional PTCDA layers due to strong 𝜋-𝜋 interaction, indicating that the first layer is 
thermodynamically more stable. Although the trend was opposite on MoS2, we were still able 
to grow uniform ML as shown by the height increase of 0.3-0.4 nm in AFM (Fig. 1d, 
Supplementary Fig. S1) and scanning transmission electron microscopy (STEM) (Fig. 2).  
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Figure 1. Deposition of ultrathin high-k oxide on 2D materials. a. Schematic illustration of 
the hybrid ML PTCDA/HfO2 gate stack on 2D materials. Inset shows a 10 nm×10 nm high-
resolution STM scan of ML PTCDA on graphene. b. Calculated PTCDA-substrate binding 
energy on different 2D materials. c. AFM images of an exfoliated MoS2 (left), after ML PTCDA 
deposition (middle) and after 2 nm HfO2 deposition (right). Scale bars are 3 µm. d. Height 
profile measured from c.  
 
 Following adsorption on 2D materials, the carbonyl functional groups in PTCDA 
molecules serve as closely distributed sites for ALD nucleation. Indeed, graphene became more 
hydrophilic after ML PTCDA deposition, with water contact angle decreased from 95 ° to 
62 ° (Supplementary Fig. S3). The large binding energy stabilized the PTCDA layer at our 
ALD temperature of 150 °C as confirmed by Raman spectroscopy (Supplementary Fig. S4). 
As a result, we were able to deposit pinhole-free HfO2 on graphene, BN and TMDs (including 
MoS2, WS2, MoSe2 and WSe2) with extremely low mean-square roughness of 0.13 nm (Fig. 
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1c, d, Supplementary Fig. S1). The roughness is the lowest on 2D materials so far (Table S1), 
proving that ML PTCDA crystal is an excellent seeding layer. As expected, the control samples 
without PTCDA showed discontinuous oxide deposition (Supplementary Fig. S1).  
The pristine quality of the dielectric interface was further revealed by STEM (Fig. 2, 
Supplementary Fig. S5). Fig. 2a-c are bright-field cross-section STEM images of ML 
PTCDA/HfO2 dielectric stack on graphene, BN and MoS2, respectively, showing very smooth 
HfO2 down to 2 nm. It is worth mentioning that the same uniformity was maintained over the 
entire device area of several micrometers consistent with AFM (see the white horizontal line 
in the low magnification image in Supplementary Fig. S5a). The ML PTCDA was clearly 
observed as an additional layer above graphene and BN (Fig. 2a, b), with an interlayer distance 
of ~0.31 nm corresponding to the van der Waals gap. The PTCDA layer was rougher than the 
topmost layer of 2D materials, possibly due to the damage by focus ion beam during sample 
preparation. The PTCDA layer appeared as a bright straight line on MoS2 because Mo and S 
elements are much heavier than C (Fig. 2c). To verify the elemental distribution and existence 
of PTCDA on MoS2, STEM-EELS mapping was carried out in this region. By extracting the 
signals of S, O and C edges in EELS spectrum from every scanning pixel, the distribution of 
these elements was mapped out (Fig. 2d), and corresponding well to the device structure. We 
clearly observed a high concentration of C signal at the HfO2/MoS2 interface. Close inspection 
of the EELS spectrum revealed that the main C peak was red-shifted compared to amorphous 
C contaminations from other positions (Fig. 2e), due to the existence of C=O bond in PTCDA28. 
The same trend was followed in the case of PTCDA on BN (Fig. S5d), proving unequivocally 
that ML PTCDA served as the seeding layer. To compare with other growth methods, we also 
performed STEM characterizations on a control sample with 1 nm evaporated Al buffer layer 
and 4 nm HfO2 (Supplementary Fig. S5c), which shows damage of 2D material as well as 
fluctuation of oxide thickness by 0.6 nm. The quality of stack is clearly inferior to our 
PTCDA/HfO2 stack.  
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Figure 2. STEM characterization of gate stacks. a-c. Cross-sectional STEM Bright-field 
image of ML PTCDA/HfO2 on graphene (a), MoS2 (b) and h-BN (c), respectively. Scale bar 
are 5 nm. The thickness of HfO2 and PTCDA layer is marked, respectively. d. STEM-EELS 
mapping. From left to right, STEM bright-field image and corresponding elemental mapping 
of S, O and C respectively. Scale bar is 2.5 nm e. EELS spectra of carbon K-edge signal from 
PTCDA at the HfO2/MoS2 interface (the high intensity area of C in d) and amorphous carbon 
from other positions. 
 
Dielectric properties on graphene FETs 
To study the dielectric properties, we fabricated double-gate graphene FET structure with 
275 nm SiO2/Si as the global backgate and ML PTCDA/HfO2/Au as the top-gate stack (Fig. 3a 
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inset). Double-sweep ID-VTG transfer characteristics showed mobility 𝜇 ~3500 cm2/Vs, no 
hysteresis and residual carrier density on the order of 1011 cm-2 (Fig. 3a, Supplementary Fig. 
S6), typical for graphene FET on SiO229. The fabrication of top-gate did not introduce defects, 
doping or interface states as corroborated by the step-by-step electrical measurements 
(Supplementary Fig. S6). To accurately extract topgate capacitance (CTG) and EOT, we used 
two independent methods, namely double-gate measurement on graphene FET (Fig. 2b, 
Supplementary Fig. S7) and capacitance measurement (C-V and C-f) (Supplementary Fig. S8). 
Capacitance measurement was performed on graphite (MoS2)/ML PTCDA/HfO2/Au 
capacitors on quartz substrate to eliminate parasitic capacitance. Theoretically, CTG comprises 
of contributions from both PTCDA and HfO2:  
 
1
𝐶𝑇𝐺
=
𝑡𝑃𝑇𝐶𝐷𝐴
𝜀0𝜀𝑃𝑇𝐶𝐷𝐴
+
𝑡𝑜𝑥
𝜀0𝜀𝑜𝑥
      (1) 
where 𝑡𝑃𝑇𝐶𝐷𝐴 (𝑡𝑜𝑥) and 𝜀𝑃𝑇𝐶𝐷𝐴 (𝜀𝑜𝑥) is physical thickness and dielectric constant of PTCDA 
(HfO2), and 𝜀0 is vacuum dielectric constant. EOT is calculated as 
𝐸𝑂𝑇 =
3.45 𝜇𝐹/𝑐𝑚2
𝐶𝑇𝐺
       (2) 
where 3.45 𝜇𝐹/𝑐𝑚2 is the gate capacitance for 1 nm SiO2. The effective dielectric constant 
of the whole stack (PTCDA+HfO2) is calculated as 
 𝜀𝑒𝑓𝑓 =
𝐶𝑇𝐺(𝑡𝑃𝑇𝐶𝐷𝐴+𝑡𝑜𝑥)
𝜀0
  (3) 
Fig. 3c summarizes the EOT and 𝜀𝑒𝑓𝑓 as a function of tox measured from 30 graphene FETs, 
35 MoS2 FETs and 6 capacitors (4 graphene and 2 MoS2). The four sets of data give nearly 
identical results, showing excellent reproducibility on different 2D materials. The EOT scales 
linearly with tox and intercepts the Y axis at 0.6 nm, which corresponds to the EOT of ML 
PTCDA. Both EOT and 𝜀𝑒𝑓𝑓 are well described by theory (see the fittings in Fig. 3c) using 
𝜀𝑃𝑇𝐶𝐷𝐴=1.9 and 𝜀𝑜𝑥=16.8 consistent with literatures
19, 30. Remarkably, we fabricated several 
working devices with tox=1.45 nm and EOT=1 nm using only 7 cycles of ALD (CTG/CBG=276, 
Fig. 3b). Both tox and EOT are record-low on topgate 2D FETs (Table S1, S2). This further 
proves that the ML PTCDA layer is defect-free across the entire channel region. For 
comparison, ALD seeded by evaporated PTCDA on graphene/SiC only achieved lowest tox=10 
nm and EOT=3.87 nm without gate failure19.  
Organic dielectrics generally suffer from low operating frequency31. However, the 
capacitance of PTCDA/HfO2 maintained nearly constant up to 1 MHz (Supplementary Fig. S8). 
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To test whether the gate dielectric functions at higher frequency, we fabricated ground-signal-
ground graphene radio-frequency (RF) transistors on highly resistive Si substrate (Fig. 3e inset), 
with channel length of 500 nm, gate length (Lg) of 360 nm and tox=6 nm (EOT=2 nm). The 
device showed 𝜇 ~2000 cm2/Vs and transconductance of 48 𝜇 S/ 𝜇 m under VD=0.05 V 
(Supplementary Fig. S9). Owing to the ultrathin EOT, the transconductance (scaled by VD) was 
nearly one order of magnitude higher than similar device with Lg=550 nm and comparable to 
the self-aligned structure with Lg=300 nm32, 33. Fig. 3e plots the small-signal current gain |ℎ21| 
extracted from the measured S parameters from 60 MHz to 20 GHz using an Agilent N5247A 
network analyzer. The |ℎ21| showed a typical 1/f frequency dependence expected for an ideal 
FET, and the cut-off frequency (fT) of 10.9 GHz was obtained from the linear fit. We further 
performed careful de-embedding using the exact pad layout as “open,” “short,” and “through” 
structures on the same chip32. The intrinsic fT reached 60 GHz, which outperformed previously 
reported graphene RF transistors (under the same Lg) by more than 100%33. We conclude that 
the PTCDA layer does not degrade the dielectric properties up to tens of GHz. 
 
Figure 3. Dielectric properties on graphene FETs. a. Double-sweep resistance-VTG 
characteristics of a topgate graphene FET with 7 cycles of ALD HfO2 (symbols) and theoretical 
fitting (line). Inset shows false color SEM image of the device structure. Scale bar is 2 μm. b. 
Resistance as a function of VTG and VBG of the same device in a. The Dirac points are shown 
by the white symbols, and linear fitting yields EOT=1 nm. c. EOT (top panel) and 𝜀𝑒𝑓𝑓 
(bottom panel) as a function of tox. Red (orange) hexagon and green (bright green) triangle 
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symbols represent results from graphene FET (capacitor) and MoS2 FET (capacitor) 
measurements, respectively. Dashed lines are theoretical fittings. The bar graph shows the 
mean values (n = 30 for graphene FETs, n=35 for MoS2 FETs), and error bars are the standard 
deviation. d. F-N plot of leakage current for tox=9 nm (green), 4 nm (blue), and 1.45 nm (red). 
The dashed lines are linear relationship as expected for F-N tunneling. e. Small-signal current 
gain |ℎ21| measured from a graphene FET with channel length of 500 nm and Lg=360 nm 
before (black symbol) and after (blue symbol) de-embedding. Measurement conditions: VD=1 
V, VTG=-0.4 V. Red lines are linear fittings to extract fT. Inset shows false color SEM image of 
the device. Scale bar is 4 µm.  
 
As tox reduces, gate leakage from quantum mechanical tunneling becomes a major source 
of power consumption in integrated circuits. We investigated the tunneling mechanism for a 
wide range of tox. For tox=9 nm, the leakage current could be well described by Fowler-
Nordheim (F-N) tunneling through a triangular potential barrier, 𝐽~𝐸𝑜𝑥
2 exp (−𝐵/𝐸𝑜𝑥), where 
Eox is electric field in the oxide (see F-N plot in Fig. 3d). For tox=4 nm, 𝐽 deviated from straight 
line in F-N plot at low field, suggesting that direct tunneling started to become significant. For 
tox=1.45 nm (EOT=1 nm), direct tunneling became dominant and led to exponential increase 
of leakage and complete deviation from F-N fitting. Nevertheless, the leakage current was 
reversible and dielectric did not breakdown until VTG=3.27 V (Supplementary Fig. S10), 
suggesting excellent uniformity even down to such extreme thickness. We emphasize that the 
insertion of ML PTCDA significantly reduces the gate leakage and increases the breakdown 
field. Quantitative assessment and benchmark with other technologies will be discussed in the 
last section.  
Low-power TMD CMOS 
 After characterizing the dielectric properties, we next integrated ML PTCDA/HfO2 on 
TMDs for high on/off ratio CMOS. MoS2 and WSe2 were selected as representative channel 
materials for NMOS and PMOS, respectively. The device structure was similar to graphene 
FET (Fig. 4a), but with the backgate oxide changed to 30 nm Al2O3 to screen the Coulomb 
impurities34. Fig. 4b and c present transfer and output characteristics of ML MoS2 and WSe2 
FETs with tox=3 nm (EOT=1.3 nm, obtained from double-gate measurement).The NMOS 
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(PMOS) exhibits on/off ratio of 107 (106) and near-Boltzmann-limit SS of 60 (67) mV/dec. The 
SS is maintained for several orders of ID for both sweeping directions (Supplementary Fig. 
S11b). The output characteristics are linear at low VD, indicating Ohmic contacts. Importantly, 
ID already shows saturation at VD=0.8 V because of channel pinch-off enforced by small EOT. 
This allows us to reduce the operation voltage of TMD-based CMOS to state-of-the-art Si 
CMOS for the first time11, 15, 16, 30, 35. The ultrathin EOT further allows us to realize a 2D CMOS 
inverter with gain of over 12 V/V at Vdd=0.5 V (Fig. 4c and Supplementary Fig. S12). Benefit 
from the low Vdd, the static and dynamic power consumption of the inverter is less than 0.6 nW 
and 0.8 nW, respectively, superior to any reported 2D inverters36. Therefore, our dielectric 
integration technology truly enables the benefit of 2D channel in reducing the power 
consumption of integrated circuit. Like graphene FET, we also achieved the lowest EOT=1 nm 
on MoS2 NOMS with SS = 61 mV/dec (Supplementary Fig. S11). To further evaluate the 
process reproducibility, we measured 20 MoS2 (1-3 layer) NMOS with tox=3 nm. The average 
two-terminal mobility, SS and EOT was 34 cm2/Vs, 66 mV/dec and 1.35 nm, respectively (Fig. 
3e, f). Both SS and EOT showed narrow Gaussian distribution with less than 15% variation 
(measured by the full-width-of-half-maximum from the Gaussian fit). On the other hand, 
control devices with 3 nm neat HfO2 topgate dielectric shows serious leakage due to the non-
uniform nucleation.  
The 60mV/dec switching, hysteresis-free transfer characteristics (Supplementary Fig. S13) 
and small frequency dispersion of C-V curves (Supplementary Fig. S8) consistently suggest 
very low Dit. To quantitatively analyze the interface properties, we performed modeling of ID-
VTG characteristics by considering the MoS2 channel carrier statistics through quantum 
capacitance and transport through Drude model37. To avoid the underestimation of Dit, we 
adopted a conservative approach and analyzed ML MoS2 FETs with relatively large EOT=2.1 
nm. Fig. 3g shows the extracted Dit distribution. At the mid-gap region corresponding to the 
small-current subthreshold region with constant SS, Dit is as low as ~ 8×1011 cm-2eV-1 and 
gradually increases to the range of 1012 cm-2eV-1 toward the conduction band edge. Compared 
with previous metal-buffered ALD MoS2 FETs37 and other top-gate MoS2 FETs15, 30, 38-41, our 
device shows the lowest Dit at the mid-gap region, which indicates that the ideal SS is not only 
due to the ultrathin EOT but also due to the improved interface properties. The origin for this 
improvement is attributed to the non-invasive and atomically flat nature of the PTCDA buffer 
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layer, low strain due to van der Waals separation as well as indirect ALD deposition. The dense 
and pinhole-free oxide also well encapsulates the MoS2 channel to give excellent long-term 
stability of the devices (Supplementary Fig. S14).  
 Moving forward to integration, it is important to demonstrate uniform dielectric deposition 
on large-area films. To this end, we deposited ML PTCDA/HfO2 on centimeter-scale CVD 
MoS2 transferred off sapphire substrate. Similar to exfoliated samples, conformal deposition 
was realized despite unavoidable PMMA residues from the transfer process (Supplementary 
Fig. S15). We next fabricated topgate transistor arrays using standard top-down lithography 
and etching processes (Fig. 4h-i, see Supplementary Fig. S16 for the process flow). Even 
though the process involved multiple steps of lithography, we were still able to achieve device 
yield of 90% (without gate failure). The transfer characteristics of 27 devices show small 
variations in threshold voltage and SS (Fig. 4i). The average SS of 160 mV/dec is much larger 
than exfoliated MoS2 devices, which is attributed to thicker oxide (tox=6 nm) and additional 
interface states associated with CVD samples. We also developed new transfer technology of 
CVD TMDs using PTCDA/oxide stack instead of widely used polymers as support layer (see 
Method and Supplementary Fig. 17). Centimeter-scale continuous CVD MoS2 film on sapphire 
could be transferred to target substrate with high integrity, extremely clean interface and small 
roughness. Compared to conventional approaches, our method can avoid any polymer and 
solvent contaminations on TMDs surface and form high-quality dielectric interface on large-
area films. With further process optimization, it can provide a new path for TMD-based large-
scale integrated circuits.  
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Figure 4. Low-power TMD CMOS. a. Schematic of the device structure. b. Transfer 
characteristics of a ML MoS2 NMOS (blue) and WSe2 PMOS (red) with tox=3 nm and EOT=1.3 
nm. The SS values are marked on the plot. Measured under VD=0.5 V for both devices, and 
VBG=0 V (-8 V) for MoS2 (WSe2). c. Output characteristics of the same devices in b. For the 
MoS2 device, from top to bottom, VTG from 0.5 V to -0.3 V with 0.1 V step, VBG=15 V to turn 
on the ungated region. For the WSe2 device, from top to bottom, VTG from -2 V to -1.2 V with 
0.1 V step, VBG=-15 V to turn on the ungated region. The WSe2 device shows much lower on-
state current density than the MoS2 device due to the crystal quality and contact resistance. d. 
Measured output voltage and gain as a function of input voltage of a CMOS inverter under 
Vdd=0.5 V. e. f. Statistical distribution of SS (e) and EOT (f) measured from 20 MoS2 FETs 
with tox=3 nm. g. Dit distribution as a function of energy below the conduction band from a 
typical MoS2 FET with EOT=2.1 nm, in comparison with mid-gap Dit values from literatures15, 
30, 37-41. h. Optical micrograph of MoS2 FET arrays fabricated on CVD samples. Scale bar is 
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150 µm. Inset shows the false color SEM image of a CVD MoS2 device. We adopted overlap 
structure between topgate and source/drain to minimize the ungated region42. Scale bar is 7 µm. 
i. Transfer characteristics of 27 CVD MoS2 FETs. 
 
Short-channel MoS2 FET 
For Si CMOS, the industry has adopted tri-gate structure since 22 nm node because of the 
otherwise prohibitive SCE in planar devices43. On the other hand, the combination of ultrathin 
EOT and 2D channel should in principle minimize SCE5. To prove this point, we designed and 
fabricated short-channel (Lg~20 nm, limited by our lithographic resolution) MoS2 FETs with 
graphene backgate and ML PTCDA/HfO2 as gate dielectric (Fig. 5a, b, see Supplementary Fig. 
S18 for process flow). The MoS2 was dry transferred onto the backgate stack44. This structure 
can fully exploit the combination of ultrathin dielectric grown on 2D materials (in this case 
graphene) and ultra-scaled channel without complicated topgate alignment. Fig. 5c and d plot 
the transfer and output characteristics of a typical device with Lg=20 nm and EOT=2 nm. The 
device shows on/off ratio in excess of 107 and steep SS=73 mV/dec, suggesting that the 
structure is indeed immune to SCE. The SS is lower than most reported MoS2 FETs with similar 
channel length (Table S2) and is close to 69 mV/dec for 22 nm node Si tri-gate transistors43. 
We note that the current density of our short-channel devices is limited by contact resistance, 
which will be optimized in future works.  
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Figure 5. Short-channel MoS2 FETs. a. Schematic of the device structure. b. SEM image of 
a device with Lg=20 nm. Scale bar is 80 nm. c. Transfer characteristics of the device shown in 
b, measured under VD=50 mV. d. Output characteristics of the same devices in c under VBG=0 
V. From top to bottom, VTG from -2 V to 2 V with 0.5 V step.  
 
Benchmark with other technologies 
In order to critically assess the potential for applications, it is important to benchmark with 
mature Si technology and other approaches on 2D materials. The breakdown characteristics 
(Fig. 6a) and gate leakage (Fig. 6b) are most important factors for reliability and power 
consumption. Fig. 6a plots the breakdown voltage (Vbd) and field (Ebd =
𝑉𝑏𝑑
𝑡𝑃𝑇𝐶𝐷𝐴+𝑡𝑜𝑥
) of topgate 
graphene FETs (Supplementary Fig. S10) as a function of EOT. We find that Vbd increases 
linearly with EOT in the whole range, and a linear fitting yields a constant maximum carrier 
density 𝑛𝑚𝑎𝑥 =
𝐶𝑇𝐺𝑉𝑏𝑑
𝑒
=
𝜀𝑆𝑖𝑂2𝜀0
𝑒
𝑉𝑏𝑑
𝐸𝑂𝑇
= 6.5 × 1013 𝑐𝑚−2. This is the highest carrier density 
achieved in 2D materials using oxide11, 16, 19, 30, 45, even close to that of ionic liquid gating46. On 
the other hand, Ebd shows the opposite trend of decreasing with EOT (and 𝜀𝑒𝑓𝑓), which is in 
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accordance with 𝐸𝑏𝑑~𝜀
−1/2 for high-κ materials47 (see the blue dashed line in Fig. 6a for 
theoretical fitting). The Ebd is within the theoretical limits predicated for HfO2 (4-8 MV/cm)47 
at large EOT but rapidly increases to 16.5 MV/cm at 1 nm EOT. This indicates that the ML 
PTCDA actually controls the breakdown at small EOT, which again proves its excellent quality 
as buffer layer. Under the same EOT, our Vbd is significantly higher than most literature results 
on 2D materials using metal and organic buffer layer11, 16, 19, 30, 45. Compared with the best result 
of 5 nm Hf/HfO2 on graphene (EOT=1.38 nm) reported by Samsung48, our Vbd is similar but 
Ebd is increased by more than 25%.  
 Fig. 6b compares the gate leakage current of topgate graphene and MoS2 FETs with 
available data on Si CMOS2, 49and 2D materials11, 14, 16, 19, 30, 45, 48, under the same VTG=1 V. 
Surprisingly, our data points almost overlap with HfO2/Si deposited by advanced industrial 
tools49, and are orders of magnitude lower than SiO2/Si and most 2D data. Even at 1 nm EOT, 
the leakage current satisfies the low-power requirement for CMOS (1.5 × 10-2 A/cm2)49. 
Although BN is considered as an ideal dielectric for 2D materials, the leakage current of 
graphene/BN/graphene structure at EOT=1 nm is over 5 orders of magnitude higher than our 
results49. Therefore, BN is not suitable for low-power 2D transistors. We note that although the 
PTCDA layer decreases 𝜀𝑒𝑓𝑓  at small EOT, the leakage current does not deviate from 
standalone HfO2 on Si. This is probably due to the 0.3 nm-wide van der Waals gap between 
PTCDA and 2D materials, which effectively suppresses the tunnel current.  
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Figure 6. Benchmark of breakdown and leakage characteristics with other technologies. 
a. Ebd (closed symbols, left axis) and Vbd (open symbols, right axis) as a function of EOT 
measured from topgate graphene FETs, in comparison with 2D data from literature11, 16, 19, 30, 45, 
48. The dashed red line is linear fitting of Vbd which gives maximum carrier density of 6.5×1013 
cm-2. The blue dashed line is the theoretical fitting by 𝐸𝑏𝑑~𝜀𝑒𝑓𝑓
−1/2
 , where the 𝜀𝑒𝑓𝑓 − EOT 
relationship is obtained from Fig. 3c. The bar graph shows the mean values (n = 30), and error 
bars are the standard deviation. b. Leakage current (under VTG=1 V) as a function of EOT 
measured from topgate graphene (red symbols) and MoS2 (green symbols) FETs, in 
comparison with Si and 2D data from literature11, 16, 19, 30, 45, 48. The black, blue and gold solid 
lines are leakage current of HfO2/Si49, SiO2/Si2 and graphene/BN/graphene14. The two 
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horizontal dashed lines are the ITRS limit for high-performance and low-power logic 
applications2.  
Conclusion and outlook 
In conclusion, we achieved record-low EOT=1 nm on graphene and TMDs using self-
limited ML molecular crystal as buffer layer. The gate dielectric shows pristine interface quality, 
low leakage current and high breakdown field simultaneously. For the first time, the leakage 
current is reliably reduced to the level of Si CMOS and comply with the low-power requirement 
down to 1 nm EOT. The combined EOT and interface integrity lead to ideal 60 mV/dec 
switching, low Vdd=0.8 V, and reduced SCE in TMD transistors. Our process has little 
variations on different 2D materials, and is applicable to large-area CVD films. Although we 
exclusively use HfO2 in this work, our method is generally applicable to any oxides that can be 
deposited by ALD (see Fig. S19 for additional data on Al2O3). With higher 𝜀𝑜𝑥 oxides such as 
ZrO2 (𝜀𝑜𝑥=35)
50, it is possible to achieve EOT=0.77 nm at tox=1.5 nm. Further reduction of 
EOT would require the substitution of low-κ organic seeding layer (while maintaining the same 
uniformity), which is very challenging. High-performance integrated circuits will require more 
efforts toward cleaner CVD growth, transfer and fabrication processes that minimize surface 
impurities18.  
 
Data availability 
The data that support the plots within this paper and other findings of this study are 
available from the corresponding author upon reasonable request. 
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Methods 
Growth of ML PTCDA on 2D materials. The growth of ML PTCDA was carried out in a 
home-built single-zone vacuum tube furnace. A crucible containing PTCDA powder (95%, 
Alfa Aesar) was placed in the center of the heating zone. Exfoliated or CVD 2D materials were 
placed downstream several centimeters away from the center. A turbo molecular pump was 
used to evacuate the quartz tube to ~4×10-5 Pa. Then, the source powder was heated to a target 
temperature of 250-280 ℃ (depending on the 2D materials) for ~20 minutes before cooling 
down naturally.  
ALD of HfO2. ALD was carried out at 150℃ and base pressure of ~5 Pa using 
Tetrakis(dimethylamido) hafnium and H2O as precursors. We used 30 sccm N2 as carrier gas. 
The pulse/purge time for Hf and H2O precursors were 250 ms/60 s and 100 ms/60 s, 
respectively.  
STM Characterization. STM measurements were carried out at 77 K in an ultrahigh vacuum 
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chamber (Unisoku LT-STM) with base pressure better than 1.0 × 10-10 mbar. The STM imaging 
were performed using constant current mode with a commercial Pt-Ir tip. All the bias voltages 
were applied to the sample. For better conductivity, we used monolayer CVD graphene on Cu 
as the substrate, which was thoroughly degassed at 500 ℃ in the UHV chamber before in-situ 
PTCDA deposition. PTCDA are thermally evaporated from Knudsen cells at 280 ℃ onto the 
clean graphene/Cu substrate kept at 105 ℃. Prior to deposition, the molecular source was 
purified by gradient vacuum sublimation. 
Calculation of binding energy. Molecular mechanics method was applied to calculate the 
binding energies of PTCDA molecules on 2D materials via Forcite module in Materials Studio 
7.0 package (Accelrys) by 𝐸𝐵𝐸 = 𝐸𝑃𝑇𝐶𝐷𝐴 + 𝐸𝑠𝑢𝑏 − 𝐸𝑃𝑇𝐶𝐷𝐴@𝑠𝑢𝑏. Here 𝐸𝑃𝑇𝐶𝐷𝐴@𝑠𝑢𝑏, 𝐸𝑃𝑇𝐶𝐷𝐴 
and 𝐸𝑠𝑢𝑏 are total energy of PTCDA molecule adsorbed on the substrate, isolated PTCDA and 
substrate, respectively. In this case, universal force field (UFF) was used.  
Cross-sectional TEM sample fabrication and STEM characterization. TEM samples of 
Au/HfO2/ML PTCDA/2D materials structure were fabricated using FEI Helios 600i dual-beam 
focused ion beam (FIB) system. Pt protection layer was first deposited on the top surface of 
the devices, followed by etching surrounding area to form the sample lamella using 30 kV 
accelerating voltage and 21 nA gallium ion beam. The lamella was then lift out from silicon 
substrate and directly transferred to a TEM half grid inside the FIB chamber. We further 
thinned the observation area down to less than 100 nm with tens to hundreds pA gallium beam 
current. Finally, 5 kV accelerating voltage with 0.12 nA and 2 kV accelerating voltage with a 
smaller current of 68 pA was subsequently used for fine polishing to remove the damage layers 
present on both sides of the prepared TEM samples. 
STEM characterization was acquired on a FEI Titan G2 60-300 aberration corrected 
S/TEM microscope with the accelerating voltage of 300kV. Bright-field (BF) imaging mode 
was used for the device observation. Unlike Z-contrast image, a BF image shows phase contrast, 
so it is much more applicable to distinguish light atoms from heavy ones. Gatan dual-EELS 
system was used for STEM-EELS data acquisition. For EELS mapping, the acquisition time 
per pixel was 0.1 s to reduce beam damage. The total acquisition energy range was 60 to 572 
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eV, including carbon K-edge, sulfur L-edge and oxygen K-edge. By integrating the signal of 
corresponding energy loss edges from STEM-EELS images, the distribution of those elements 
can be mapped. 
CVD MoS2 growth and transfer. Centimeter-size MoS2 films were grown by the way of low-
pressure CVD on sapphire substrate using MoO3 powder and S powder as sources, under 
950 ℃. To transfer CVD MoS2 film off sapphire using ML PTCDA/HfO2 stack, we first grew 
ML PTCDA and HfO2 on freshly grown CVD samples using preceding method. PMMA was 
spin coated at a speed of 2000 R.P.M. for 1 min and then cured at 70 °C for 10 min, followed 
by lamination of thermal release tape. Next, the sample was immersed in deionized water and 
the whole stack was spontaneously delaminated from sapphire and transferred onto a target 
substrate. Finally, the thermal release tape was removed by baking at 150 °C, and PMMA was 
removed by soaking in acetone.  
Topgate transistor fabrication. All the topgate devices shared similar fabrication procedures. 
First, source/drain electrodes were patterned. Then, ML PTCDA and HfO2 were deposited onto 
the channel area using preceding method. Finally, gate electrode was align patterned between 
source and drain. For exfoliated graphene/TMD transistors, 80 nm Au was used as 
source/drain/gate electrodes. For graphene RF transistors, 5 nm Ti/70 nm Pd was used as 
source/drain/gate electrodes to enhance adhesion and reduce parasitic resistance. For CVD 
MoS2 transistors, 10 nm Ti/50 nm Au (5 nm Ti/15 nm Au) was used as source/drain (gate) 
electrodes.  
Short-channel MoS2 transistor fabrication. Few-layer graphene was mechanically 
exfoliated onto 275 nm SiO2/Si substrate. Then, Au was contacted to the graphene as gate 
electrode. ML PTCDA and 6 nm HfO2 was deposited onto graphene as gate dielectric using 
preceding methods. MoS2 was align transferred onto HfO2/ML PTCDA/graphene stack using 
pole-propylene carbonate film. Source and drain electrodes were patterned by EBL. We 
deposited 1 nm Ti/10 nm Pd metal electrodes to minimize the fringing field and SCE. 
Electrical measurements. Electrical measurements of graphene and TMD devices were 
carried out by an Agilent B1500 semiconductor parameter analyzer in a close-cycle cryogenic 
probe station with base pressure ~10-6 Torr. C-f measurements were performed by Agilent 
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E4980 Precision LCR Meter. The on-chip microwave measurements of graphene RF transistors 
were carried out by using Agilent N5247A network analyzer under ambient environment. 
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Supplementary Figure 1. AFM characterization. a. Left, AFM image of a multi-layer 
PTCDA sample on BN showing layered morphology (left). Scale bar: 4 𝜇m. Right, height 
profile measured from the AFM image. The thickness of each layer is ~0.3 nm. b-d. AFM 
images of exfoliated 2D materials (graphene, BN, and MoS2, respectively, left row), after ML 
PTCDA deposition (middle row) and after 2 nm HfO2 deposition (right row). Scale bars: 3 𝜇m. 
The height profiles after each step are shown on the right. e. AFM images of an exfoliated 
MoS2 (left) and after 10 nm HfO2 deposition without PTCDA (right). Scale bars: 3 𝜇m.  
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Supplementary Figure 2. Cross-polarized optical microscopy. a. Optical microscopic image 
of a ML PTCDA/graphene sample. The highlighted area is monolayer graphene. Scale bar: 
5 𝜇 m. b. Polar plots of the normalized intensity under cross-polarized optical microscope 
measured from c. c. Cross-polarized microscopic images of the sample at different rotation 
angles under 532 nm illumination. As we rotate the sample, the intensity is uniformly 
modulated with 180 ° period, which is consistent with the symmetry of PTCDA packing and 
confirms the single-crystalline nature of the ML PTCDA. Scale bar: 5 𝜇m.  
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Supplementary Figure 3. Water contact angle measurement. The water contact angle of 
CVD graphene on Cu foil before (a) and after (b) deposition of ML PTCDA. The contact angle 
decreased from 95° to 62°. 
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Supplementary Figure 4. Raman characterization. a. (From bottom to top) The Raman 
spectrum of an exfoliated few-layer graphene, after ML PTCDA and after ALD HfO2. b. (From 
bottom to top) The Raman spectrum of an exfoliated few-layer MoS2, after ML PTCDA and 
after ALD HfO2. Red Heart symbol represent the characteristic Raman peak of PTCDA (1305 
cm-1, 1345 cm-1, 1381 cm-1, 1573 cm-1, 1590 cm-1, 1618 cm-1, 2686 cm-1, 2757 cm-1). Black 
Club symbol represent the characteristic Raman peak of graphene (1580 cm-1, 2710 cm-1). Blue 
Diamond symbol represent the characteristic Raman peak of MoS2 (385 cm-1, 409 cm-1). We 
can see that in both cases, the PTCDA layer is still well preserved during ALD process.  
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Supplementary Figure 5. Cross-sectional STEM characterization. a-b. Cross-sectional 
STEM high angle annular dark field (STEM-HAADF) at low magnification (a) and high-
resolution STEM-BF (b) images of an Au/HfO2/ML PTCDA/multi-layer graphene stack. The 
topgate and source metal electrodes are marked in (a). The thin white horizontal line across the 
entire image in (a) is the uniform deposition of ML PTCDA/HfO2. c. Cross-sectional STEM-
BF image of an Au/HfO2/1 nm Al/WSe2 stack, showing large thickness variation of 0.6 nm in 
HfO2. In addition, damage of top WSe2 layer by Al metal is evident. d. EELS spectra of the 
PTCDA grown on BN (Red) and amorphous carbon (Black) on carbon film of a TEM grid, 
respectively, which is consistent with the result shown in Fig. 2e. 
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Supplementary Figure 6. Step-by-step electrical measurements of topgate FET. a. Double-
sweep transfer curves of a backgate graphene FET on 275 nm SiO2/Si substrate as fabricated, 
after growing ML PTCDA and after 4 nm HfO2 ALD. VD=10 mV. b. Experimental data 
(symbols) and numerical fitting (lines) of R vs. VBG from (a) to derive the mobility and residual 
carrier density. The fitting procedure1 is as follow: the carrier density 𝑛𝑇𝐺  in the channel can 
be described by the gate capacitance and the quantum capacitance. The expression is 𝑉𝑇𝐺 −
𝑉𝑇𝐺,𝐷𝑖𝑟𝑎𝑐 =
𝑒
𝐶𝑜𝑥
𝑛𝑇𝐺 +
ℏ𝜈𝐹√𝜋𝑛𝑇𝐺
𝑒
, where Cox is the gate capacitance and 𝜈𝐹 is the Fermi velocity. 
The total resistance consists of the contact resistance and channel resistance and can be 
described by 𝑅𝑡𝑜𝑡𝑎𝑙 = 𝑅𝑐 + 𝑅𝑐ℎ = 𝑅𝑐 +
𝐿/𝑊
√𝑛0
2+𝑛𝑇𝐺
2 𝑒𝜇
. Where L/W, µ  and 𝑛0 are 
Length/Width ratio, mobility and residual carrier density induce by charged impurities, 
respectively. c. The derived mobility and residual carrier density after each step. The mobility 
and residual carrier density are improved and the Dirac point is closer to zero after the 
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fabrication of gate stack, which show that PTCDA does not introduce defects, doping or 
interface states in graphene. d. Transfer curves of a backgate MoS2 FET on 30 nm Al2O3/Si 
substrate as fabricated, after growing ML PTCDA and after 4 nm HfO2 ALD. VD=1 V. e. The 
derived transconductance, mobility and threshold voltage after each step.  
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Supplementary Figure 7. Double-gate measurement to extract CTG. a. Transfer curves of a 
topgate graphene FET under different VBG from -20 to 20 V, VD=10 mV. b. Dirac point voltage 
as a function of VBG. Solid line shows linear fitting of the experiment data. The slope is -0.0036, 
corresponding to EOT=1 nm. c. A schematic view of the dual-gate model2. CTG is the total 
capacitance of HfO2 layer/PTCDA layer, CQ is the quantum capacitance of graphene and CBG 
is capacitance of 275 nm SiO2.  
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Supplementary Figure 8. Capacitance-frequency (C-f ) measurement and capacitance-
voltage (C-V) measurement to extract CTG. a. Schematic of the experimental capacitor 
structure. b. Measured capacitance of HfO2/PTCDA stack with two different HfO2 thickness 
in the frequency range of 1 kHz – 1 MHz. c. C-V characteristics under different frequency with 
6 nm HfO2/MoS2 structure on quartz substrate. d. C-f characteristics under different gate 
voltage CTG (V) with the same device in c. 
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Supplementary Figure 9. DC performance of the RF graphene transistor shown in Fig. 3 
of main text. a. Low bias ID-VD output characteristics at various gate voltages (VTG from -1 to 
1 V, step is 0.5 V). b. ID-VTG transfer characteristics and transconductance at VD=50 mV.  
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Supplementary Figure 10. Breakdown characteristics of ML PTCDA/HfO2. Gate leakage 
current ITG as a function of VTG measured on topgate graphene FETs with different tox of 1.45 
nm, 4 nm, 9 nm and 15.6 nm.  
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Supplementary Figure 11. Topgate MoS2 EFT with 1 nm EOT (tox=1.45 nm, monolayer 
MoS2). a. Double-sweep transfer characteristics measured under VD=0.1 V and VBG=-0.5 V, 
showing SS=61 mV/dec and no hysteresis. b. SS versus ID characteristics of the device in a, 
showing constant SS across over 3 orders of ID with minimum SS of ~60 mV/dec for both 
forward and reverse sweeping. c. Output characteristics of the same device under VBG=15 V. 
From top to bottom, VTG from 0.8 V to -0.5 V with 0.1 V step. d. Transfer characteristics under 
different VBG from 0.5 V to 3 V with 0.5 V step. e. Magnification of the transfer curves from d. 
f. The threshold voltage Vth as the function of VBG. From the linear fitting, EOT=1 nm is 
obtained.  
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Supplementary Figure 12. Ultra-low power CMOS inverter. a. The equivalent circuit 
diagram. WSe2 is used in a p-channel transistor and MoS2 is used in a n-channel transistor, 
which are then connected in series to construct a CMOS inverter. b. Measured operating current 
Idd and Power Pout as function of Vin at Vdd=0.5 V. 
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Supplementary Figure 13. Hysteresis of topgate MoS2 FET. a-b. Double-sweep transfer 
characteristics of two typical FETs based on exfoliated MoS2 samples measured under VD=0.5 
V with negligible hysteresis (<10 mV). c-d. Double-sweep transfer characteristics of two 
typical FETs based on CVD MoS2 samples measured under VD=0.1 V, showing slight hysteresis 
(~100 mV) which may be induced by PMMA residual during transfer processes. 
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Supplementary Figure 14. Long-term stability. Transfer curves of topgate MoS2 transistor 
with 4 nm HfO2 as gate dielectric. The black line and red line show the results from the same 
device after fabrication and after one-week storage, respectively. 
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Supplementary Figure 15. AFM characterization of CVD MoS2 film. AFM images of 
transferred CVD MoS2 film before (a) and after (b) depositing ML PTCDA/6 nm HfO2. 
Roughness are 0.2 nm and 0.3 nm respectively. Scale bars: 3 µm. 
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Supplementary Figure 16. Fabrication process of topgate FET array on CVD MoS2 
① CVD growth of monolayer MoS2 film on sapphire. 
② Spin coat PMMA as a transfer support layer. 
③ Use 30% NaOH solution to etch the sapphire substrate until PMMA/MoS2 layer separating 
from sapphire substrate. 
④ After several times of deionized water cleaning, the PMMA/MoS2 layer was transferred to 
30 nm Al2O3/Si. 
⑤ Pattern the channel regions on MoS2 film by electron beam lithography (EBL) and CF4 
plasma etching. 
⑥ Remove PMMA using acetone. 
⑦ Pattern source/drain electrodes by EBL and deposit 10 nm Ti/50 nm Au by e-beam 
evaporation(EBE), then lift off. 
⑧ Deposit ML PTCDA and 6 nm HfO2. 
⑨ Pattern topgate electrodes by EBL, deposition of 5 nm Ti/15 nm Au by EBE and lift off.  
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Supplementary Figure 17. Transfer of CVD MoS2 using ML PTCDA/HfO2 stack as 
support layer. a. Top image shows HfO2/ML PTCDA deposited on centimeter MoS2 film 
which is grown on sapphire. The bottom image shows sapphire substrate after transfer. Changes 
in color and transparency indicate that the CVD MoS2 film has been successfully transferred. 
b. Photograph of CVD MoS2 film/ML PTCDA/HfO2 stack attached to thermal release tape 
during the transfer process. c. Optical microscope image of CVD MoS2 film/ML PTCDA/HfO2 
stack transferred onto SiO2/Si substrate. Scale bar is 200 µm. d. AFM image of the transferred 
film on SiO2. Scale bar is 4 µm. e. Raman spectrum of the transferred film showing 
characteristic peak of monolayer MoS2 film at 385.5 cm-1 and 403.8 cm-1. f. AFM image on the 
edge of the transferred film, showing ultra-clean surface and small roughness. We deposited 
6nm HfO2, so the total height of the MoS2/ML PTCDA/HfO2 stack is about ~7nm. Scale bar is 
2 µm.  
 
  
 46 
 
Supplementary Figure 18. Fabrication process of short-channel MoS2 FET 
① Exfoliate few-layer graphene on 275 nm SiO2/Si substrate. 
② Deposit Au electrode to cover a small portion of graphene as gate electrode. 
③ Deposit ML PTCDA/HfO2 on graphene as gate dielectric. 
④ Exfoliate bi-layer MoS2 flake on 30 nm Al2O3/Si substrate. 
⑤ Spin coat pole-propylene carbonate (PPC) (Sigma-Aldrich, CAS 25511-85-7) layer on 
MoS2. 
⑥ The PPC/MoS2 flake layer was peeled from the Al2O3/Si substrate and placed onto a 
transparent elastomer stamp (poly dimethyl siloxane, PDMS) for transfer.  
⑦ The MoS2 was transferred on the top of gate stack using a micro-manipulator under 
microscope. 
⑧ Remove PPC with acetone. 
⑨ Pattern source/drain electrodes by EBL and deposit 1 nm Ti/10 nm Pd by EBE, then lift off. 
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Supplementary Figure 19. Topgate FETs with Al2O3 dielectric. a. AFM image of 4 nm 
Al2O3/ML PTCDA/graphene structure on 100 nm SiO2/Si substrate with roughness of ~150 
pm. Scale bar is 2 µm. b. Transfer curves of a topgate bi-layer graphene FET (tox=4 nm) under 
different VBG from -50 to 15 V, VD=10 mV. c. Dirac point as a function of VBG. Solid line shows 
linear fitting of the experiment data with slope of -0.029, corresponding to EOT=2.9 nm. d. 
AFM image of 4 nm Al2O3/ML PTCDA/MoS2 structure on 30 nm Al2O3/Si substrate with 
roughness of ~150 pm. Scale bar is 3 µm. e. Double-sweep transfer characteristics of MoS2 
FET (tox=4.5 nm) measured under VD=0.1 V, showing SS=72 mV/dec and negligible hysteresis. 
f. Output characteristics of the same device under VBG=15 V. From top to bottom, VTG from 1.4 
V to -0.6 V with 0.2 V step. 
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Supplementary Table 1. Comparison of ALD oxide properties on graphene 
Dielectric 
layer 
Modified 
method 
Thickness of 
seed layer 
(nm) 
Roughness  
(nm) 
tox (nm) 
Gate 
capacitance    
(µF/cm2) 
EOT  
(nm) 
Ref. 
HfO2 NFC polymer 10  20 0.18 19 3 
Al2O3 O2 plasma 1 0.37 5 0.78 4.42 4 
HfO2 PTCDA 0.3-0.6 0.8-1.1 10 0.89 3.87 5 
Al2O3 Ozone    4.5 0.92 3.74 6 
Y2O3 Y seed layer 1 0.3 6 1.16 2.97 7 
HfO2 Hf seed layer 3 0.88 5 2.5 1.38 8 
HfO2 
Electron beam 
irradiation 
 0.4 4 2.63 1.3 9 
HfO2 ML PTCDA 0.3 0.13 1.5 3.45 1 
this 
work 
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Supplementary Table 2. Comparison of ALD oxide properties on TMDs 
Gate methods 
 
Dielectric 
layer 
EOT    
(nm) 
Roughness 
(nm) 
Channel 
length(nm) 
SS    
(mV/dec) 
Ref. 
Directly ALD  30 nm HfO2   
long channel 
75 10 
Ozone pretreatment 6 nm HfO2 3.55  75 11 
 Remote oxygen plasma 
pretreatment 
6.6 nm Al2O3  0.58 101 12 
Plasma pretreatment  6.1 nm Al2O3 3.55  85 13 
Deposit Y, and oxidize as 
seed layer 
3-7 nm Y2O3              
+ 9 nm HfO2 
4.42  65 14 
PEALD 4 nm HfO2  0.3 ~ 130 15 
AlN as seed layer 
1 nm AlN+          
5 nm Al2O3 
 0.63 ~ 120 16 
ML PTCDA as seed layer  1.5 nm HfO2 1 0.13 60 
this 
work 
1L TiOPc as seed layer 
(WSe2) 
5.3 nm Al2O3 3 0.15 80 17 
Directly ALD ZrO2 (WSe2) 17.5 nmZrO2 5.46  60 18 
ML PTCDA as seed layer 
(WSe2) 
2.8 nm HfO2 1.3 0.13 67 
this 
work 
Transfer Al2O3/Al nanowires  5 nm Al2O3 2.5  30 80 19 
Directly ALD  10 nm HfO2   15 205 20 
Deposit Ti, and oxidize as 
seed layer 
4 nm HfO2 
/1.2 nm TiO2 
 0.4 14 86.5 21 
Directly ALD on Pt/Ti gate 
electrode 
7.5 nm HfO2 2.5  10 200 22 
Transfer Al2O3/Al nanowires  5 nm Al2O3 2.5  10 250 19 
Transfer h-BN as gate 
dielectric layer 
4 nm BN   9 93 23 
Transfer h-BN as gate 
dielectric layer 
2.5 nm BN   4 208 23 
Directly ALD on SWCNT gate 
electrode 
5.8 nm ZrO2    1 65 24 
ML PTCDA as seed layer 6 nm HfO2 2 0.13 20 73 
this 
work 
Note: the channel material is MoS2 unless otherwise stated.  
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